Abstract
I. INTRODUCTION H E detection of a FET stuck-open fault requires a T sequence of two test vectors instead of a single test
pattern [1]- [9] . The first pattern is applied to initialize the output of a gate and the second pattern to detect the fault. For a stuck-open (s-open) fault in the n-part (p-part), the first pattern sets the output to logic ONE (logic ZERO). The second pattern then attempts to provide a low-resistance path between the output and the ground (power supply) through the faulty transistor. Robust two-pattern tests have been suggested to avoid test invalidation in the presence of timing skews. The Hamming distance between the initialization pattern and the second test pattern is kept at unity in these robust test sequences [4] - [6] and thus the possible intermediate state is avoided.
The generation of robust test sequences is a complex process. The requirement of large CPU time makes the test generation very costly. It is also possible that a combinational block may not have any two-pattern robust sequence [41, [51. To overcome this problem, testable design schemes have been proposed [4] - [9] . These schemes employ extra transistors in fully CMOS (FCMOS) gates, to augment CMOS circuits for the detection of stuck-open faults. Fig. 1 shows the basic concepts of these schemes. The test-generation complexity for circuits shown in Fig. 1 is less compared to that of the FCMOS circuits. In all the circuits of Fig. 1 , a two-or multipattern robust sequence can be obtained by appropriately controlling the signals Cp and C,. However, because the circuits shown in Fig. 1 Fig. 2 .
During testing the circuit appears either as a pseudo-nMOS or a pseudo-PMOS gate, and hence the tests are not invalidated.
In [11] and [12] , two extra transistors are used, controlled by two external signals (see Fig. 2 ). These extra transistors were scaled such that the resistance of these transistors, T, and T,, is considerably higher than the ON resistance of the n-part or p-part, respectively. During normal operation, these transistors are kept off by setting C, = 1 and C, = 0. During the testing of the n-part C, = C, = 0, and during the testing of the p-part C, = C, = 1. Effectively, during testing this augmented gate appears as a pseudo-nMOS (while testing n-part) or a pseudo-PMOS gate (while testing p-part). Hence, the test procedures that require a single vector are able to detect the faults. require at least two extra transistors per gate. From all practical aspects, this is unaffordable. Furthermore, the requirement of two extra transistors also causes a reduction in the switching speed, because of the increased output capacitance.
In the next section, we present a CMOS design that needs only one transistor to make the gate testable. The design allows the detection of a transistor s-open fault, while using a single test vector. It also simplifies the test-generation phase and reduces the testing cost. As a single test vector is used and the high-impedance state is avoided, the tests are not invalidated because of timing skews, glitches, or charge sharing.
NEW DESIGN OF TESTABLE CMOS GATES
In the last section, we briefly reviewed the schemes available in the literature. While it is reported that the schemes shown in Fig. 1 are not suitable, the scheme shown in Fig. 2 is capable of detecting the faults deterministically. The main reason is the utilization of a single test vector, which avoids the high-impedance state during testing. The point to note here is that during the testing of the n-part, a 0 vertex is used (input vector under which the fault-free output is ZERO), which keeps the p-part OFF. During the testing of the p-part, a 1 vertex is used (input vector under which the fault-free
and (b) PMOS transistor. Fig. 3 . Proposed testable CMOS design using (a) nMOS transistor, output is ONE), which keeps the n-part OFF. During testing of the n-part, the extra transistor controlled by C, brings logic ONE at the output in the presence of a fault. During the testing of p-part, the transistor controlled by C, brings logic ZERO at the output in the presence of a fault.
The same functionality of these two extra transistors can be achieved by a single pass transistor. The switching of this pass transistor is controlled by an external signal S, and the value passed is provided externally by the signal S,. Thus, we still use two external control signals. However, in this design we require only one extra transistor. The scheme is shown in Fig. 3 . A single nMOS or PMOS transistor is used at the output node. Fig. 4 shows the conversion of the gate during test mode. If an nMOS transistor is used, then during the normal operation S, is set to ZERO. It should be noted that in Fig. 3(a) an nMOS transistor is used. The same functionality can be obtained by a PMOS transistor as in Fig. 3(b) . If a PMOS transistor is used, then during the normal operation S, = 1 and during the test mode S, = 0. The advantage of using an nMOS transistor is that the size of an nMOS transistor is small in comparison to a PMOS transistor while offering the same resistance.
This extra transistor provides a static load at the output. The dimension of this extra transistor should be chosen such that the ON resistance of this transistor is considerably higher than the ON resistances of the n-part as well as the p-part.
With the nMOS transistor, for example, when S, = 1 the gate is essentially transformed to an nMOS or a pseudo-PMOS gate. Therefore, the standard rules in designing pseudonMOS (pseudo-PMOS) type structures can be used to determine the size of the extra transistor. In general, a minimumsize transistor, which offers a resistance of about 5-6 times covering the interested nMOS transistor. The Ov will turn the p-part OFF. Therefore, the augmented gate will appear as a pull-down n-part and a pull-up T,. If a fault is present, it will cause a high-resistance path between the output and the ground. Hence, the output will appear as logic ONE. If the fault is not present, Ov will provide a low-resistance path from the output to the ground. As the ON resistance of T, is considerably higher than the ON resistance of the n-part, the output will appear as logic ZERO. Therefore, a single test vector will detect the fault.
Similarly, it can be shown that S, = 1, S, = 0, and a lv, covering the interested PMOS transistor, can detect the PMOS s-open fault. It should be noticed that a single test vector is required to detect the fault. The test vector brings the output node to a definite logic level and does not create a high-impedance state. If a glitch appears during testing, although the output value may change momentarily, the steady-state value will not be affected. The output voltage will recover after the glitch due to the path through the extra transistor T,. Hence, the test cannot be invalidated by timing skews/delays, glitches, or charge redistribution. In the traditional FCMOS designs (as well as in schemes shown in Fig.  l) , such a glitch could charge or discharge the output node spuriously. In FCMOS, the output does not recover after the glitch because the second pattern creates a high-impedance state. QED. Proof: Suppose there is a multiple fault P , which is a set of n single simultaneous faults, i.e.,
P = { P , , P * ,~~. , P , }
A test sequence which detects all single faults will fail to detect the multiple fault P only if the following condition holds:
E f f ( P k ) = E j f ( P -P k )
where E f f represent the effect of the fault. 
ADVANTAGES OF PROPOSED DESIGN
There are several advantages of the proposed CMOS design. Table I compares the proposed design with the existing techniques. The most important aspect is that the proposed design requires a very small amount of extra hardware for testing. This factor makes this design practical for actual implementation. Furthermore, because this scheme requires only a single transistor at the output, the increase in the output capacitance is negligible. While all the existing eliminates the complexity in test generation. Complexity in generating two-or multipattern sequences is a major cost factor in testing CMOS circuits. This complexity and the cost associated with generating robust test sequences is even higher.
As only a single pattern is required to test a given fault, the tests for the augmented gates can be generated by simple procedures. All the classical algorithms such as the D-algorithm, PODEM, and automatic test-pattern generating programs (ATPG's) for nMOS can generate the test for such augmented gates. The scheme detects the stuck-open faults deterministically and ensures the detection irrespective of the problems identified in [4]- [lo] . Also, the proposed scheme offers significant advantage for random or pseudorandom testing procedures. Random testing is very inefficient for the detection of stuck-open faults in the FCMOS designs. This is because the probability of fault detection depends on two successive vectors.
Some of the existing testable design schemes such as those proposed in [4] and [5] are not suitable for multilevel circuits. This is mainly due to the problems associated with the propagation of the fault effect to the circuit output. The proposed scheme is free from this drawback. As the scheme uses a single test vector and none of the gates show a high-impedance state, the effect of a fault is propagated without any problem. In fact, testing of CMOS gates by this procedure can be compared with the testing of nMOS gates.
A disadvantage in the proposed design is the slightly higher power dissipation during testing. However, as this occurs only during testing, it is not a significant disadvantage.
IV. CONCLUSIONS
A new CMOS design is presented that offers highly testable extra hardware for testing. The test phase for the proposed design is simple and uses a single test vector to detect a fault. The design offers the detection of transistor stuck-open faults deterministically. In the proposed design, the tests are not invalidated due to timing skews/delays, glitches, or charge redistribution among the internal nodes.
